

Area-Delay Efficient Binary Adders in QCA

B.Siva krishna ¹, N. Praveen kumar²

¹M.Tech student,ECE,Stanley Stephen college of Engineering and Technology,

²Associate Professor,ECE ,Stanley Stephen college of Engineering and Technology,
Kurnool,Andhra Pradesh, India

Abstract- As transistors decrease in size more and more of them can be accommodated in a single die, thus increasing chip computational capabilities. However, transistors cannot get much smaller than their current size. The quantum-dot cellular automata (QCA) approach represents one of the possible solutions in overcoming this physical limit, even though the design of logic modules in QCA is not always straightforward. In this brief, we propose a new adder that outperforms all state-of-the art competitors and achieves the best area-delay tradeoff.

Index Terms- Adders, nanocomputing, quantum-dot cellular automata (QCA).

I. INTRODUCTION

In this paper, a new QCA adder design is implemented that reduces the number of QCA cells when compared to existing reported designs. We demonstrate that it is possible to design a CLA QCA one-bit adder, with the same reduced hardware as the bit-serial adder, as retaining the simpler clocking scheme and parallel structure of the novel CLA approach. The proposed design is based on a new algorithm that requires only three majority gates and two inverters for the QCA addition. It is noted that the bit-serial QCA adder uses a variant of the proposed one-bit QCA adder. By connecting proposed one-bit QCA adders.

Quantum-dot cellular automata (QCA) is an attractive emerging technology suitable for the development of ultra dense low-power high-performance digital circuits. For this reason, in the last few years, the design of efficient logic circuits in QCA has received a great deal of attention. Special efforts are directed to arithmetic circuits, with the main interest focused on the binary addition that is the basic operation of any digital system. Of course, the architectures commonly employed in traditional CMOS designs are considered a first reference for the

new design environment. Ripple-carry (RCA), carry look-ahead (CLA), and conditional sum adders were presented.

Theoretical formulations demonstrated for CLA and parallel-prefix adders are here exploited for the realization of a novel 2-bit addition slice as shown in Fig.1. The latter allows the carry to be propagated through two subsequent bit-positions with the delay of just one majority gate (MG). In addition, the clever top level architecture leads to very compact layouts, thus avoiding unnecessary clock phases due to long interconnections. An adder designed as proposed runs in the RCA fashion, but it exhibits a computational delay lower than all state-of-the-art competitors and achieves the lowest area-delay product (ADP).




Fig 1 Novel 2-bit basic module

Parallel-prefix architectures, including Brent-Kung (BKA), Kogge-Stone, Ladner-Fischer, and Han-Carlson adders, were analyzed and implemented in QCA. Recently, further efficient designs were proposed for the CLA and the BKA, and for the CLA and the CFA. In this brief, an innovative technique is presented to implement high-speed low-area adders into QCA. Theoretical formulations established for CLA and parallel-prefix adders are here exploited for the realization of a novel 2-bit

addition slice. The latter allows the carry to be propagated through two subsequent bit-positions with the delay of just one majority gate (MG). In addition, the clever top level architecture leads to very compact layouts, thus avoiding unnecessary clock phases due to lengthy interconnections.

II. RELATED WORKS

QCA is based on the interface of bi-stable QCA cells constructed from four quantum-dots. A high-level design of two polarized QCA cells is shown in Fig. 2. Each cell is constructed from four quantum dots arranged in a square pattern. The cell is charged with two electrons, which are free of charge to tunnel between adjacent dots. These electrons tend to take up antipodal sites as a result of their mutual electrostatic repulsion. Thus, there exist two equal energetically minimal arrangements of the two electrons in the QCA cell as shown in Fig. 2. These two arrangements are denoted as cell polarization $P = +1$ and $P = -1$ correspondingly. By using cell polarization $P = +1$ to represent logic "1" and $P = -1$ to represent logic "0", binary information can be encoded.




Figure 2 QCA cells

Arrays of QCA cells can be set to perform all logic functions. This is owed to the Columbic interactions, which influences the polarization of neighboring cells. QCA designs have been proposed with potential barriers between the dots that can be controlled and used to clock QCA designs. The fundamental QCA logic devices are the QCA wire, majority gate and inverter.

QCA wire: In a QCA wire, the binary signal propagates from input to output because of the Columbic connections between cells. This is a

result of the system attempting to settle to a ground state. Any cells along the wire that are anti-polarized to the input would be at a high energy level, and would soon settle to the correct ground state. The propagation in a 90-degree QCA wire is shown in Fig. 4. Other than the 90-degree QCA wire, a 45-degree QCA wire can also be used. In this case, the propagation of the binary signal alternates between the two polarizations.

Advance, there exists a so-called non-linear QCA wire, in which cells with 90-degree orientation can be placed next to one more, but off center.




Figure 3 A QCA wire (90-degree)

Structure of Majority gate: The majority gate performs a three-input logic function. Assuming the inputs are A, B and C, the logic function of the majority gate is

$$m(A, B, C) = A|B + B|C + A|C \dots\dots\dots(1)$$

By fixing the polarization of one input as logic "1" or "0", we can get an OR gate and an AND gate respectively. More complex logic circuits can then be designed from OR and AND gates.




Fig: Structure of Majority gate

In this brief, an innovative technique is presented to implement high-speed low-area adders in QCA. CLA and parallel-prefix adders are here exploited for the realization of a novel 2-bit addition slice. The latter allows the carry to be propagated through two subsequent bit-positions with the delay of just one majority gate (MG). In addition, the clever top level architecture leads to very compact layouts, thus avoiding unnecessary clock phases due to long interconnections. An adder designed as proposed runs in the RCA fashion, but it exhibits a computational delay lower than all state-of-the-art competitors and achieves the lowest area-delay product (ADP).

Several designs of adders in QCA exist in literature. The RCA [11], [13] and the CFA [12] process n-bit operands by cascading n full-adders (FAs).




Fig. 2. Novel n-bit adder (a) carry chain and (b) sum block.

Even though these addition circuits use different topologies of the generic FA, they have a carry-in to carry-out path consisting of one MG, and a carry-in to sum bit path containing two MGs plus one inverter. As a consequence, the worst case computational paths of the n-bit RCA and then-bit CFA consist of (n+2) MGs and one inverter.


III. PROPOSED SYSTEM STRUCTURE

To introduce the novel design proposed for implementing ripple adders in QCA, let consider two n-bit addends $A = a_{n-1}, \dots, a_0$ and $B = b_{n-1}, \dots, b_0$ and suppose that for the i th bit position (with $i = n - 1, \dots, 0$) the auxiliary propagate and generate signals, namely $p_i = a_i + b_i$ and $g_i = a_i, b_i$

are computed c_i being the carry produced at the generic (i-1)th bit position, the carry signal c_{i+2} , furnished at the (i+1)th bit location, can be computed using the conventional CLA logic reported in (2). The latter can be rewritten as given in (3), by exploiting Theorems 1 and 2 demonstrated in [15]. In this way, the RCA action, needed to propagate the carry c_i through the two subsequent bit positions, requires only one MG. Conversely, conventional circuits operating in the RCA fashion, namely the RCA and the CFA, require two cascaded MGs to perform the same operation.


$$c_{i+2} = g_{i+1} + p_{i+1} \cdot g_i + p_{i+1} \cdot p_i \cdot c_i \dots \dots \dots (2)$$

$$c_{i+2} = M(M(a_{i+1}, b_{i+1}, g_i) M(a_{i+1}, b_{i+1}, p_i) c_i) \dots \dots \dots (3)$$



Novel 32-bit adder


It must be noted that the time critical addition is performed when a carry is generated at the least significant bit position and then it is propagated through the subsequent bit positions to the most significant one. In this case, the first 2-bit module computes c_2 , causal to the worst case computational path with two cascaded MGs. The subsequent 2-bit modules contribute with only one MG each, thus introducing a total number of cascaded MGs equal to $(n - 2)/2$. Considering that additional two MGs and one inverter are required to compute the sum bits, the worst case path of the novel adder consists of $(n/2) + 3$ MGs and one inverter.




Novel 64-bit adder

IV. SIMULATION RESULTS


The proposed addition design is implemented for several operands word lengths using the QCA Designer tool adopting the same rules and simulation settings used.



Block diagram



RTL schematic



Simulation output

V. CONCLUSION

A new adder designed in QCA was presented. It achieved speed performances higher than all the existing QCA adders, with an area requirement comparable with the cheap RCA and CFA demonstrated. The novel adder operated in the RCA fashion, but it could propagate a carry signal through a number of cascaded MGs significantly lower

thanconventional RCA adders. In addition, because of the adopted basic logic and layout strategy, the number of clockcycles required for completing the elaboration was limited.

REFERENCES

- [1] C. S. Lent, P. D. Tougaw, W. Porod, and G. H. Bernstein, "Quantum cellular automata," *Nanotechnology*, vol. 4, no. 1, pp. 49–57, 1993.
- [2] M. T. Niemer and P. M. Kogge, "Problems in designing with QCAs: Layout = Timing," *Int. J. Circuit Theory Appl.*, vol. 29, no. 1, pp. 49–62, 2001.
- [3] J. Huang and F. Lombardi, *Design and Test of Digital Circuits by Quantum-Dot Cellular Automata*. Norwood, MA, USA: Artech House, 2007.
- [4] W. Liu, L. Lu, M. O'Neill, and E. E. Swartzlander, Jr., "Design rules for quantum-dot cellular automata," in *Proc. IEEE Int. Symp. CircuitsSyst.*, May 2011, pp. 2361–2364.
- [5] K. Kim, K. Wu, and R. Karri, "Toward designing robust QCA architectures in the presence of sneak noise paths," in *Proc. IEEE Design, Autom. Test Eur. Conf. Exhibit.*, Mar. 2005, pp. 1214–1219.
- [6] K. Kong, Y. Shang, and R. Lu, "An optimized majority logic synthesis methodology for quantum-dot cellular automata," *IEEE Trans. Nanotechnol.*, vol. 9, no. 2, pp. 170–183, Mar. 2010.
- [7] K. Walus, G. A. Jullien, and V. S. Dimitrov, "Computer arithmetic structures for quantum cellular automata," in *Proc. AsilomarConf.Sygnals, Syst. Comput.*, Nov. 2003, pp. 1435–1439.
- [8] J. D. Wood and D. Tougaw, "Matrix multiplication using quantumdot cellular automata to implement conventional microelectronics," *IEEE Trans. Nanotechnol.*, vol. 10, no. 5, pp. 1036–1042, Sep. 2011.
- [9] K. Navi, M. H. Moaiyeri, R. F. Mirzaee, O. Hashemipour, and B. M. Nezhad, "Two new low-power full adders based on majority-not gates," *Microelectron. J.*, vol. 40, pp. 126–130, Jan. 2009.
- [10] L. Lu, W. Liu, M. O'Neill, and E. E. Swartzlander, Jr., "QCA systolic array design," *IEEE Trans. Comput.*, vol. 62, no. 3, pp. 548–560, Mar. 2013.
- [11] H. Cho and E. E. Swartzlander, "Adder design and analyses for quantum-dot cellular automata," *IEEE Trans. Nanotechnol.*, vol. 6, no. 3, pp. 374–383, May 2007.
- [12] H. Cho and E. E. Swartzlander, "Adder and multiplier design in quantum-dot cellular automata," *IEEE Trans. Comput.*, vol. 58, no. 6, pp. 721–727, Jun. 2009.
- [13] V. Pudi and K. Sridharan, "Low complexity design of ripple carry and Brent–Kung adders in QCA," *IEEE Trans. Nanotechnol.*, vol. 11, no. 1, pp. 105–119, Jan. 2012.
- [14] V. Pudi and K. Sridharan, "Efficient design of a hybrid adder in quantumdot cellular automata," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 19, no. 9, pp. 1535–1548, Sep. 2011.

- [15] S. Perri and P. Corsonello, "New methodology for the design of efficient binary addition in QCA," *IEEE Trans. Nanotechnol.*, vol. 11, no. 6, pp. 1192–1200, Nov. 2012.

BIODATA

Author



B.Siva krishna presently pursuing his M.Tech in VLSID from Stanley Stephen college of Engineering and Technology, Kurnool, Andhra Pradesh, India.

CoAuthor

N.Praveen kumar has received B.Tech degree (Electronics & Communication Engineering) in the year 2007, M.Tech (VLSID) in 2009 and also pursuing Ph.D. (VLSI) from JNTU Anantapur, A.P, India. Presently he is working as Associate Professor in the dept. of ECE, SSCET, Panchalingala, Kurnool, India.